MT48LC128M4A2 dram equivalent, (mt48lcxxmxxa2) synchronous dram.
* PC100- and PC133-compliant
* Fully synchronous; all signals registered on positive edge of system clock
* Internal pipelined operation; column address can b.
The 512Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). .
Image gallery
Download